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FAILURE ANALYSIS INVESTIGATION ON 2N7002LTI TMOS 
DEVICE DUE TO ELECTROSTATIC DISCHARGE(ESD) FAILURES 
by 
ABDUL HALIM BIN ABDUL MANAF 
APRIL 1998 
Ch airman: A ssociate Professor Sh ah nor Basri, Ph .D, P Eng. 
Faculty: Engineering. 
Th e common failures in th e electronic dev ices e.g. Metal Oxide 
Semiconductor(MOS) , Metal Oxide Semiconductor Field Effect Transistor (MOSFET) 
and T type Metal Oxide Semiconductor Field Effect Transistor (TMOS) are due to 
Electrostatic Disch arge(ESD) and Electrical Ov erseers(EOS) . A state of th e art literature 
rev iew is carried out giv ing an account of v arious types of failures and failure analysis 
philosoph ies. A new type of failure analysis methodology is dev eloped as a part of this 
inv estigation. A s  an application of th e present ph ilosoph y of failure analysis 
meth odology dev eloped here, a 2N7002LTl TMOS dev ice manufactured by Motorola, 
Seremban, Malaysia w as selected. The dev ice w as subjected to Breakdow n Voltage 
betw een Gate to Source(BVGSS) Stress Test, Voltage Susceptibility Test and 
Parametric Abnormality Test (PA T) to induce failure. It h as been observ ed that th e 
xix 
2N7002LTl lMOS device does not fail within 45 volts of positively as well as 
negatively biased voltage condition when applied to the gate and source of the device, 
during BVGSS Stress Test. On the other hand the Voltage Susceptibility Test has 
given a limiting voltage of 110 volts, for the device to fail. The failure of the devices 
have been studied using the failure analysis philosophy developed here and it is 
observed that the failure is due to thinning of the gate oxide layer. The detailed 
scanning electron microscope (SEM) study has been carried out to comment on the 
additional mechanics of failure. The amount thinning of the gate oxide layer in the 
various regions of the device has been found to be in the range of 800 to 950 
Angstroms. 
xx 
Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia 
sebagai memenuhi sebahagian daripada syarat ijazah Sarjana Sains. 
KAJIAN PENGANALISAAN KEROSAKAN ALAT JENIS 
TRANSISTOR, 2N7002LTI TMOS DISEBABKAN OLEH 
NY AHCASAN ELEKTROSTATIK(ESD) 
Oleh 
ABDUL HALIM BIN ABDUL MANAF 
APRIL 1998 
Pengerusi: Profesor Madya Shahnor Basri, Ph. D, P Eng. 
Fakulti: Kejuruteraan. 
Kegagalan yang biasa berlaku kepada pe rkakasan elektronik sepe rti MOS, 
MOSFET dan TMOS adalah disebabkan oleh N yahcas Electrostatik (ESD) dan Tegasan 
Lebihan Elektrikal (EOS) . Soroton literatur telah dilakukan dengan mengambilkira 
beberapa jenis kegagalan dan falsafah analisis kegagalan. Kaedah bam analisis 
kegagalan telah dibangunkan sebagai sebahagian daripada kajian ini. Sebagai 
pe nggunaan kepada falsafah semasa bagi kaedah analisis kegagalan yang telah 
dibangunkan, pe rkakasan TMOS 2N7002LTl keluaran Motorola Seremban, Malaysia 
telah dipilih. Perkakasan ini tertakluk kepada Voltan Pecah Tebat Ujian Tegasan 
(BVGSS) , Ujian Perentatan Voltan dan Ujian Parametrik Tak N ormal untuk 
xxi: 
menghasilkan kegagalan. Pemerhatian menunjukkan bahawa pe rkakasan 2N7002LTl 
TMOS tidak gagal pada 45 volt pada keadaan voltan positif dan juga negatif. Pada 
sudut yang lain, Ujian Perentatan Voltan telah memberikan limit voltan 110 volts bagi 
pe rkakasan tersebut untuk gagal. Kegagalan pe rkakasan telah dikaji menggunakan 
falsafah analisis kegagalan yang telah dibangunkan dan pe merhatian menunjukkan 
bahawa kegagalan adalah disebabkan oleh pe nipisan pada lapisan get oksida. Penelitian 
lengkap mikroskop imbasan elektron (SEM) telah dilakukan untuk menggambarkan 
maldumat tambahan yang terperinci mekanik kegagalan. Jumlah pe nipisan lapisan get 




Now a days customers do insist to have reliable and robust electronic products. 
It has been observed that the majority of failures are due to Electrostatic 
Discharge(ESD) and Electrical Overstress(EOS). As the semiconductor devices are 
scaled down to considerably, the interconnections of the components become 
susceptible to ESD and EOS events, which eventually lead to failure of the device. 
This in tum hampe rs the functionality of the subassemblies of the integrated circuit of 
the product. Forty pe rcent of the published results have indicated that the failures in the 
integrated circuits are due to ESD and EOS events. It is also observed that the failures 
in the Metal Oxide Semiconductor(MOS) are due to thinning of the gate oxide layer. To 
prevent these failures it is necessary that one should understand, how ESD and EOS 
events affect the failure process. 
The purpose of this investigation is to carryout a systematic study of failure 
investigation process. To analyse the failures in semiconductor devices it is decided to 
associate ESD event for study as this is easy to generate as compared to EOS event. 
There are many type s of Metal Oxide Semiconductor(MOS) devices and Metal Oxide 
Semiconductor Field Effect Transistor(MOSFET) in the market, but for the present 
study a MOSFET de vice known as 2N7002LTl TMOS, manufactured by Motorola 
Seremban had been chosen. This device is be ing used in audio/radio frequency circuits 
in high-frequency inverters, in lamp ballast and motor control circuits. 
1 
2 
A systematic study of failure investigation process has been carried out and the 
details of the thesis is presented as follows: 
Chapter 2, �ives the details of the existing literature. Mainly different types of 
failures due to ESD and EOS events have been reviewed. The details about different 
models used by various investigators are also given. Various methods of failure 
analysis, tools and techniques along with remedial measures to avoid failures are also 
given. Finally the scope of the thesis is presented. 
Chapter 3 ,  describes various tests, e.g. Breakdown Voltage between Gate to 
Source(BVGSS) Stress Test, Parametric Abnormality Test, and Voltage Susceptibility 
Test, to be conducted to induce the failure in the device. The chapter also enumerates 
various test techniques in support of main tests along with associated instrumentation. 
A new type of failure analysis methodology is developed and explained in detail. It is 
also discussed as to how to implement the methodology of testing for a particular 
electronic device. The failure analysis methodology developed definitely contributes to 
the knowledge and understanding of the failure analysis philosophy. Finally various 
test procedures are described which are used in this investigation. 
Chapter 4, describes the results and discussions. Altogether three types of tests 
are given in Chapter 3 .  The test are carried out to induced the failures in the samples. 
In other words the outcome of these tests lead to preparation of samples. Subsequently 
the failure analysis is carried out on the samples obtained from three different tests. 
Finally, Chapter 5 , gives the conclusions of the present investigation. 
